


NUMBER	REV	ITEM 3 I.D. PLATE	APPVL	DATE
566906-01	C	498640-65 CPU-0	ARP	1-29-03
566906-02	C	498640-60 CPU-1	ARP	1-29-03
566906-03	B	498640-61 CPU-2	ARP	3-25-03



SET-UP CONFIGURATION

J8 CONFIGURES WHERE THE BOARD BOOTS FROM.
JUMPER 2-3 TO BOOT FROM FLASH MEMORY XU1 AND XU2.

J9 DETERMINES THE SYSTEM CONTROLLER FUNCTION.
JUMPER 2-3 FOR AUTO SYSTEM CONTROLLER.

SET-UP CONFIGURATION

S3 SWITCH	PROCESSOR NUMBER							
	0	1	2	3	4	5	6	7
1	ON	OFF	ON	OFF	ON	OFF	ON	OFF
2	ON	ON	OFF	OFF	ON	ON	OFF	OFF
3	ON	ON	ON	ON	OFF	OFF	OFF	OFF
4	ON	ON	ON	ON	ON	ON	ON	ON
5	ON	ON	ON	ON	ON	ON	ON	ON
6	ON	ON	ON	ON	ON	ON	ON	ON
7	ON	ON	ON	ON	ON	ON	ON	ON
8	**	**	**	**	**	**	**	**

** ON = VxWORKS ON SERIAL PORT.
** OFF = 497 COMMUNICATION.

NOTES:

■ INDICATES MINI JUMPER.

1 INSTALL ALL JUMPERS AS SHOWN, (ITEM #6).

2 INSTALL I.D.PLATES ONTO MODULE AS SHOWN, REPLACING I.D.PLATES SUPPLIED BY VENDOR.

3 REPLACE SCREWS SUPPLIED WITH MODULE WITH ITEM #4.

5 SWITCH #3 { OFF = BOOT STOPS AT BOOTLINE FOR USER INPUT
ON = BOOT DOES NOT STOP FOR USER INPUT

6 SWITCH #3 { OFF = USE BOOTLINE INFORMATION FROM NURAM
ON = USE BOOTLINE INFORMATION STORED IN ROM

REVISIONS			
DESCRIPTION			LETTER
DRAWN	ENGR	DATE	ECN NO.
IN TAB BLOCK -65 WAS -60 & -60 WAS -61. REPLACED SHEET 2, ADDED TAB -03, -01 & -02 TO REV B.			RULE 1
COE	ARP	3-25-03	
CHANGED PAGE 2 PER ECN -01 AND -02 TO REV C -03 TO REV B			04-0114
ETV	ARP	12-9-03	

SOURCE/REF DRAWING: 560276-XX			
PROPRIETARY DATA The information and design(s) disclosed herein are the property of MTS Systems Corporation and may not be used, reproduced or disclosed in any form except as granted in writing by MTS Systems Corporation. This restriction excludes information that is in the public domain or was legitimately in the prior possession of the recipient.			
DRAWN CFC	CHECK	ENGR ARP	MFG
DATE I-29-03	DATE	DATE I-03	DATE
TITLE 498.96-1B PROCESSOR MODUL MVME2434, 256M			
NEXT LEVEL		SIZE D	NUMBER 566906-XX
PRODUCT CODE 498.96-1B		REV SEE TAB	
SHEET 1		OF 2	

INSTRUCTIONS FOR PROGRAMMING PROCESSOR FLASH

1. USING PC WORKSTATION AND SOFTWARE PROVIDED, LAUNCH TFTP SERVER APPLICATION.
2. JUMPER PINS 1-2 ON HEADER J8 OF 498.96-1B PROCESSOR, AND INSTALL INTO SLOT 1 OF THE TEST CHASSIS.
3. ATTACH SERIAL CABLE (560777-02) TO COM 2 OF PC AND DEBUG PORT ON 498.96-1B AS SHOWN.
4. ATTACH ETHERNET CABLE (519968-03) BETWEEN PC AND 498.96-1B LAN 1 CONNECTOR AS SHOWN.
5. APPLY POWER TO VME CHASSIS AND WAIT 15 SECONDS.
6. LAUNCH IN-PLACE PROGRAMMER AND PRESS "START" BUTTON.
7. WHEN PROMPTED, SELECT A CONFIGURED PROCESSOR PART NUMBER FROM THE LIST PROVIDED.
8. WHEN PROGRAMMING IS COMPLETE, VERIFY CHECKSUM VALUE WITH CHECKSUM DOCUMENTATION PROVIDED WITH THE PROGRAMMER APPLICATION.
9. TURN OFF POWER TO VME CHASSIS AND REMOVE 498.96-1B.
10. JUMPER PINS 2-3 ON HEADER J8 OF 498-96-1B.

11. LABEL PROCESSOR WITH THIS MTS PART NUMBER.

